The authors propose two single-fault-tolerant gamma interconnection networks. The ®rst is a partially chained gamma interconnection network (PCGIN) with two disjoint paths between any source-destination pair. A PCGIN has the characteristics of one fault tolerance and destination tag routing, but backtracking may be necessary when a fault occurs. To eliminate the backtracking penalties of a PCGIN, a fully chained gamma interconnection network (FCGIN) ; that can at least tolerate one link or switch fault at each stage without backtracking, is also proposed FCGIN has the advantages of destination tag routing, lower hardware costs than a PCGIN, low fault penalty, and strong reroutability.
another path. But if a link fault occurs between stage 0 and stage 1, no alternate path can be found. Moreover, Bnetwork cannot satisfy the requirement for strong reroutability [6] . Strong reroutability means that a packet can ®nd an alternate path at each stage whenever a fault is encountered. CGIN [5] is a revised GIN which provides at least two disjoint paths, however its routing algorithm is complicated. When a fault occurs, the system must use a backtracking scheme to tolerate the fault. CGIN does not satisfy strong reroutability need either.
In this paper, we ®rst introduce two new destination tag routing functions borrow and carry, which can be used to ®nd disjoint paths in GIN when the difference between source and destination indices is odd. Then we propose a partially chained gamma interconnection network (PCGIN). By applying these two destination tag routing functions, the PCGIN provides at least two disjoint paths from any source to any destination. When a fault occurs in the routing path, if backtracking is used, packets are guaranteed to ®nd an alternate path to reach the destination in the PCGIN. To achieve strong reroutability, we also propose a fully chained gamma interconnection network (FCGIN). Chain links are added between nodes belonging to a neighbouring group at the same stage. When a link fault occurs at a stage in a FCGIN, the chain link is taken.
Gamma interconnection networks

Topology
A GIN of size N 2 n consists of n 1 stages labelled from 0 to n, and each stage has N switches [2] . Every switch at the intermediate stages is a 3 Â 3 crossbar, while the ®rst and last stages are composed of switches of sizes 1 Â 3 and 3 Â 1, respectively. Switch number j at stage i has three output links to switches at stage (i 1) based on the plusminus-2 i function. That is, the j th switch at stage i has three output links to switches [( j 7 2 i ) mod N], j, and [( j 2 i ) mod N] at the successive stage. Fig. 1 illustrates the network of size N 8.
In the GIN, an n-digit tag determines the path connecting the source to its destination. Each tag digit can be 1, 0, or 1 Å . An n-digit tag T represents the difference between destination D and source, S, i.e. T D 7 S (mod N). Digit d i is used at stage i in such a way that the lower (upper) connection is taken when d i is equal to I (1 Å ), and the straight connection is taken when d i is 0. A non-zero tag T has multiple representations, that is, there are multiple paths between S and D when S T D. For example, if S is 5 and D is 7, then the tag T can be 010 or 01 Å 1, or 01 Å 1 Å (shown in Fig. 1 ).
Destination tag routing in a GIN
The routing algorithm discussed above is distance tag routing, that is, we must compute the tag before the packet is sent. Otherwise the packet must include the source and destination tags so that the switch can make routing decisions by comparing the source and destination tags at each stage. To avoid preprocessing overhead and switch hardware complexity, two destination tag routing functions c( j, t i ) and c H ( j, t i ) have been proposed in [7] . A switch j at stage i in a GIN is an even switch if j i 0, or an odd switch if j i 1, where j 0 j 1 j 2 . . . j n71 is the n-bit binary representation of j, and j n71 is the most signi®cant. Let T denote a destination tag where t 0 t 1 t 2 . . . t n71 is the binary representation of t and t n71 is the most signi®cant. Two functions c( j, t i ) and c H ( j, t i ) are de®ned as follows:
if j is an even switch, and t i is 1
if j is an odd switch, and t i is 0 j otherwise
if j is an odd switch, and t i is 0
When a message is routed the c( j, t i ) function will only change j i to t i , and the other digits will not be changed. But c H ( j, t i ) will change j i to t i and j 0 j 1 j 2 . . . j i71 are unchanged. j i1 j i2 . . . j n71 may be changed when j i T t i .
As discussed in [7] , c( j, t i ) and c H ( j, t i ) in a GIN are destination tag routing functions.
When a nonstraight link is taken from stage i to stage (i 1), the bit i of switch index at stage (i 1) will be the same as t i , no matter whether an up or down non-straight link is taken. However, c( j, t i ) and c H ( j, t i ) functions have a drawback, that is, the paths generated by c( j, t i ) and c H ( j, t i ) functions may not be disjoint after the two paths are separated. For example, when S is 4 and D is 5 with N 8, the path generated by c( j, t i ) goes through switches 4, 5, 5, and 5 and the path generated by c H ( j, t i ) is via switches 4, 3, 5, and 5. These two paths will join at stage 2. To overcome this drawback, we de®ne two destination tag routing functions carry( j, t i ) and borrow( j, t i ), which are derived from c( j, t i ) and c H ( j, t i ): By De®nition 2, we realise that carry( j, t i ) and borrow( j, t i ) are destination tag routing functions: Only using t i can decide routing from the switch at stage i to the switch at stage i 1. The behavior of carry and borrow functions is depicted in Fig. 2 . The carry function goes straight or downward, while the borrow function goes upward or straight. With carry and borrow functions if the two paths generated by carry and borrow functions are separated at stage i, these two paths will not join again until at the destination node. If these paths are separated at stage 0, as a result, we have two disjoint paths from the source to the destination. Proof: If (S-D) mod 2 1, the source node S is not equal to the destination node D, and the two nonstraight links, down link and up link, will be taken by applying carry and borrow functions respectively at stage 0. The two paths will not join until the distance between carry and borrow paths that have been traversed is over 2 n .
Let maximum distance from source to stage i by carry and borrow functions be C max and B max , respectively. When the two carry and borrow paths meet at stage i, the following equation should hold.
Solving eqn. 1, we obtain i ! n, where n log 2 N. From the result, we conclude that the two paths will not intersect before stage n. Hence, the two paths generated by carry and borrow routing functions are disjoint when the difference of source and destination is odd. Theorem 1 states that the GIN has two disjoint paths when (S-D) mod 2 1. But when (S-D) mod 2 0, multiple paths between source and destination are not disjoint because the carry and borrow functions take the same straight link from stage 0 to stage 1.
Partially chained gamma interconnection network
In order to derive disjoint paths when (S-D) mod 2 0, the topology of the GIN must be modi®ed, which motivates us to propose a partially chained gamma interconnection network (PCGIN).
Topology
The PCGIN is modi®ed from the GIN by adding a new link between switches at stage 0 and removing redundant nonstraight links between the last two stages shown in Fig. 3 . The switches at stage 0 are replaced with 2 Â 4 switches, those at stage n-1 with 3 Â 2 switches, and those at the ®nal stage with 2 Â 1 switches. The PCGIN can provide at least two disjoint paths between any source and destination pair. As a result, a PCGIN can tolerate one link or switch fault.
The routing scheme in a PCGIN is similar to what we have described in Section 2, except at stages 0 and n-1. Let the destination node be
In an even (odd) switch at stage 0, when d 0 is 0(1), either the straight or chained link can be taken: if the carry function is applied, the straight link is taken; otherwise the chained link is chosen. At stage n-1, both the up and down links are connected to the same switch, and the borrow function takes the unique nonstraight link when the up link is supposed to be taken. The behavior of carry and borrow functions in a PCGIN is similar to that in De®nition 2 except for the borrow function at stage 0, as shown in Fig. 4 . Other stages use the same functions as de®ned in De®ni-tion 2. Theorem 2: The PCGIN has two disjoint paths from any source node to any destination node.
Proof: Two cases must be considered: the ®rst is (S-D) mod 2 1, and the other is (S-D) mod 2 0. The ®rst case has been proved in Theorem 1, and we only have to prove the case of (S-D) mod 2 0.
When (S-D) mod 2 0, the ®rst bit of the source tag is the same as the ®rst bit of the destination tag. The straight link is taken by applying carry function, and the chained link is taken by a borrow function. The distance of switch indices by carry and borrow functions at stage 0 is 1. And at stage 1, the distance will be 2, because the borrow function will take the nonstraight link due to the chained link property. At stage i the maximum distance from the source node by borrow function will be 1 1 2 1 . . . 2 i71 , and by carry function it will be 0 2 1 2 2 . . . 2 i71 . If the sum of these two paths in a vertical direction is not over 2 n , the proof is shown. Consider the worst case:
1. The distance at the 0th stage, where the chained link is taken by the borrow function, is 1. 2. The distance at the ®rst stage is 2, since (S-D) mod 2 0, carry function takes the straight link and the borrow function selects the nonstraight link. Fig. 3 Partially chained gamma interconnection network with N 8 Fig. 4 The behaviour of borrow and carry functions at stage 0 in PCGIN 3. Hence, the maximum distance at the second stage is 2 2*2 1 . 4. The maximum distance at the (n 7 1)th stage is 2 2*2 1 . . . 2*2 n72 2 n 7 2, which is less than 2 n .
This indicates that the two paths will be disjoint from source to stage n-1. And the straight and nonstraight links will be taken by the two routing functions, respectively, from stage n-1 to stage n (®nal stage). Hence, the two routing paths will not intersect at intermediate switches before they reach their destination. u
Routing schemes
The routing scheme of a PCGIN is similar to what has been described in [7] . Each switch is initially set to behave as an odd or even switch. Each switch contains a state¯ag, which can be dynamically set to one of the two logical states borrow and carry. And destination tag routing is used. When a packet is to be routed from stage i via a nonstraight link and the link is blocked, the switch can dynamically toggle its state, i.e., the other alternative nonstraight link can be taken. If the packet takes straight from stage i, and the link is blocked, the packet needs to be routed back all the way until a nonstraight link is used in prior routing. At that point, the switch can change the state, and then, the other nonstraight link is taken. If a packet is backtracked to stage 0 by a straight link, the chained link can be taken to ®nd an alternate path.
Fully chained gamma interconnection network (FCGIN)
When a backtracking mechanism is use in a PCGIN, the system performance will be degraded. To avoid backtracking penalties, we propose a fully chained gamma interconnection network (FCGIN). The FCGIN supports distributed control, and dynamic rerouting; moreover a FCGIN has multiple paths between any source-to-destination pair to provide better fault tolerance capability.
Topology
The FCGIN changes one of the original nonstraight links at each stage to a chained link, except at the ®nal stage, as shown in Fig. 5 . there are many kinds of FCGINs, for example, C-function, C H -function, carry-function, and borrow-function based FCGINs. In this paper, we present the borrow-function based FCGIN only. In a FCGIN, each switch is augmented with a chain-in link and a chain-out link. 2*3 switches are needed at stage 0, ®nal stage still uses 2*1 switches, and other stages require 3*3 switches. Such a network can tolerate a single link fault at each stage.
The naming scheme for FCGINs is as follows: the stages are labelled in a sequence from 0 to (log 2 N), with 0 begin the leftmost source-side stage. The chaining scheme in a FCGIN is that switch j is chained to switch ( j 7 2 i ) mod 2 n71 , where i is the stage number, and n log 2 N. For example, at stage 0, the chain-out link of switch 1 is connected to the chain-in link of switch 0.
Routing Scheme
The routing scheme is destination tag routing. Similar to the PCGIN, the ®rst step is to initialise the switch to be even or odd. Routing under link faults: When faults occur, the chain links provide alternate paths. Assume a packet at the switch j j 0 j 1 . . . j i . . . j n71 of stage i, where j 0 is the least signi®-cant. If the link from stage i to stage i 1 is faulty, the packet should be routed via the chain link at stage i to switch ( j 7 2 i ) mod 2 n , that is, the bit j i will be changed (0 3 1, 1 3 0) . Then, the packet can be routed to the next stage i 1 from this switch ( j 7 2 i ) mod 2 n , for 0 i n 7 1 where n log 2 N. With this routing, the FCGIN has the ability to tolerate one link fault at each stage. So the FCGIN can tolerate log 2 N link faults that are distributed evenly among all stages. We can say that therefore the FCGIN has link strong reroutability. De®nition 4: Switches j and k at stage i, 0 i log 2 N, belong to the same partition if j t k l , V 0 l i 7 1, where j 0 j 1 . . . j n71 and k 0 k 1 . . . k n71 are the binary representations of j and k, respectively.
From De®nition 4, all switches belong to the same partition at stage 0, and at stage 1, the switches 0, 2, 4, . . . , N 7 2 constitute a partition. Hence, stage i has 2 i partitions for 0 i log 2 N. If there is no link that can be used except for the chain link, the packet can still be routed via the chain link to another switch at the same stage and be routed to the next stage. If the link to the next stage is still faulty, the packet is repetitively routed via another chain link until N/2 i switches have been traversed. Hence FCGINs have strong link reroutability and can tolerate multiple link faults at the same stage. Theorem 3: An FCGIN can tolerate one fault except at stage 0 and n. Proof: There are two parts in the proof. One is with one link fault, and the other is with one switch fault. For the one link fault case, because the FCGIN has strong link reroutability, it can tolerate at least one link fault. We only prove the case with one switch fault.
If a packet is routed at stage i to stage i 1, and the switch at stage i 1 is faulty, the packet will be routed via a chained link to ®nd another link to stage i 1 in its partition (let the partition be H). By De®nition 4, there are N/2 i switches in the partition H at stage i, and there are N/ 2 i1 legal switches which II can reach at stage i 1 for the destination. If there is a switch fault, there are still N/ 2 i1 7 1 switches being sent to the destination at stage i 1, for 0 i n 7 2. Hence, a packet can be routed to stage n 7 1, and then the destination node is reached successfully if there is only one switch fault. u 5 Performance comparison and analysis Table 1 shows the characteristics of these ®ve networks. The hardware costs in these ®ve networks are almost equal except at stage 0 or stage n. As for fault-tolerance, the CGIN, the PCGIN and the FCGIN are single-fault tolerant from stage 0 to stage n, whereas the B-network is one fault tolerant between stage 1 and stage n. When a fault occurs, the CGIN and the PCGIN use the backtracking mechanism to ®nd alternate paths, but the B-network and the FCGIN can ®nd an alternate path without backtracking. In the Bnetwork, if there is a fault between stages i to i 1, the backward link to stage i 7 1 will be taken, and then a nonstraight link to stage i [8] . If the link to stage i is faulty, the backward link to stage i 7 2 will be taken, and so on. In the FCGIN, when a fault occurs, the chain link will be taken, and the penalty is only one more link, but in the B-network the penalty is two links to back up to stage i under a fault. In the PCGIN, the probability that the fault occurs at a straight link, or that the switch that is reached via a straight link is 50%; and the probability of a straight link fault is 33.33%. Hence, there is 16.67% probability of backtracking, but at stage n 7 1 the probability is 50% because there is no redundant link available. Let the backtracking penalty at stage i be T(i):
Analysis
The simulations are run under the load 0.1 to 0.9 with network N 16. Figs. 6 and 7 show the arrival rates with no fault and with one fault. The FCGIN and the B-network give better performance than the PCGIN, GIN, and CGIN, because the FCGIN and B-network have an alternate path when a con¯ict occurs. Furthermore, the B-network is better than the FCGIN because the switch (3 Â 1) con¯ict at the last stage can be resolved by backward links in the B-network rather than the FCGIN. Figs. 8 and 9 show the results when the alternate paths are used only under a fault occurring. The PCGIN, GIN and CGIN are better because the utilisation of each link is smoother than in the Bnetwork and FCGIN. To count the fault penalty, we assume that the con¯ict situation is as low as possible, i.e. the load is 1% (the arrival rate is more than 98%). The results shown in Fig. 10 are the fault penaltys of the packets. The FCGIN and B-network are almost 1 and 2, respectively, and the CGIN and GIN are higher because of the backtracking penalty. However, in the PCGIN, the penalty is low enough because the backtracking scheme is used when the straight link is faulty.
To sum up, the FCGIN and B-network have better performance, but the B-network cannot guarantee one fault tolerance. In fault penalty, the PCGIN and FCGIN perform better than the others. 
Concluding remarks
In this paper, we propose two single-fault-tolerant gamma interconnection networks. The ®rst is a partially chained gamma interconnection network (PCGIN), which employs chain links at stage 0 to provide disjoint paths between any source and destination pair. In the PCGIN, when a fault occurs at stage 0, the chain link provides an alternate path. However, when a fault occurs at the other stages, backtracking to ®nd an alternate path may be necessary. To avoid backtracking, we also propose a fully chained gamma interconnection network (FCGIN). The FCGIN has one fault-tolerance and strong reroutability. The complexities of switches in the FCGIN and the routing algorithm are lower than those of the PCGIN. To demonstrate the effectiveness of the proposed networks, we also conducted simulations to compare the ®ve gamma-related networks in terms of cost, fault tolerance and average penalty. Simulation results show that the B-network and FCGIN give better overall performance, and that the PCGIN has a lower fault penalty.
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